Bio
We haven't found any bio for you yet.
Researcher Links
Loading links...
Publications by Type
Loading publications…
The last 5 uploaded publications
Architectural tradeoffs in the design of MIPS-X
Paul Chow, Mark Horowitz (1987). Architectural tradeoffs in the design of MIPS-X. , DOI: 10.1145/30350.30384.
Article281 days agoMIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache
Mark Horowitz, Paul Chow, D. Stark, Richard Simoni, Arturo Salz, Steven A. Przybylski, John L. Hennessy, Glenn Gulak, Anant Agarwal, John M. Acken (1987). MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache. IEEE Journal of Solid-State Circuits, 22(5), pp. 790-799, DOI: 10.1109/jssc.1987.1052815.
Article281 days agoA 32b microprocessor with on-chip 2Kbyte instruction cache
Mark Horowitz, John L. Hennessy, Paul Chow, P.G. Gulak, John M. Acken, Anant Agarwal, Chorng-Yeung Chu, Scott McFarling, Steven A. Przybylski, Stephen Richardson, Arturo Salz, Richard Simoni, D. Stark, Peter Steenkiste, Steve Tjiang, Malcolm J. Wing (1987). A 32b microprocessor with on-chip 2Kbyte instruction cache. , pp. 30-31, DOI: 10.1109/isscc.1987.1157215.
Article281 days agoWAM 2.3 A 32b Microprocessor with OnChip ZKbyte Instruction Cache
Mark Horowitz, John L. Hennessy, Paul Chow, P.G. Gulak, John M. Acken, Anant Agarwal, Chorng-Yeung Chu, Scott McFarling, Steven A. Przybylski, Steve E. Richardson, Arturo Salz, Richard Simoni, Don C. Stark, Peter Steenkiste, Malcolm J. Wing (1984). WAM 2.3 A 32b Microprocessor with OnChip ZKbyte Instruction Cache.
Article281 days agoWAM 2.3 A 32b Microprocessor with OnChip ZKbyte Instruction Cache
Mark Horowitz, John L. Hennessy, Paul Chow, P.G. Gulak, John M. Acken, Anant Agarwal, Chorng-Yeung Chu, Scott McFarling, Steven A. Przybylski, Steve E. Richardson, Arturo Salz, Richard Simoni, Don C. Stark, Peter Steenkiste, Malcolm J. Wing (1984). WAM 2.3 A 32b Microprocessor with OnChip ZKbyte Instruction Cache.
Article231 days ago